


20A Digital PicoDLynxII™: Non-Isolated DC-DC Power Modules

RoHS Compliant





Description

The OmniOn Power™ 20A Digital PicoDLynxII[™] power modules are nonisolated dc-dc converters that can deliver up to 20A of output current. These modules operate over a wide range of input voltage $(V_{IN} = 4.5V_{dc}-14.4V_{dc})$ and provide a precisely regulated output voltage from 0.51V_{dc} to 3.63V_{dc}, programmable via an external resistor and PMBus[™] control. Features include a digital interface using the PMBus™ protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus™ #interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loopfeature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment

- Servers and storage applications
- Networking equipment
- Industrial equipment



Features

- Compliant to RoHS Directive 2011/65/EU and amended
- Directive (EU) 2015/863.
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Compliant to REACH Directive (EC) No 1907/2006
- DOSA based
- Wide Input voltage range (4.5V_{dc}-14.4V_{dc})
- Output voltage programmable from 0.51Vdc to 3.63V_{dc} via external resistor and PMBus[™] #
- Digital interface through the PMBus^{TM #} protocol
- Tunable Loopto optimize dynamic output voltage response
- Flexible output voltage sequencing EZ-SEQUENCE

- Power Good signal Fixed switching frequency with capability of external synchronization
- Output over current protection (non-latching)
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size: 12.2 mm x 12.2 mm x 8.5 mm (0.48 in x 0.48 in x0.335 in (MAX))
- Wide operating temperature range [-40°C to 85°C: Std; -40°C to 105°C: Ruggedized]
- ANSI/UL* 62368-1 and CAN/CSA† C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

Technical Specifications



Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	V _{IN}	-0.3	15	\/
Continuous	All	VIN	-0.5	15	V
VS, SMBALERT#, SEQ	All		-0.3	7	V
CLK, DATA, SYNC	All			3.6	V
Operating Ambient Temperature	All	TA STANDARD	-40	85	°C.
(see Thermal Considerations section)	All	RUGGEDIZED	-40	105	
Storage Temperature	All	Tstg	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V_{IN}	4.5		14.4	V_{dc}
Maximum Input Current	AII	-			18	^
(V _{IN} =4.5V to 14V, I _O =I _{O, max})	All	I _{IN,max}			10	A_{dc}
Input No Load Current	$V_{O,set} = 0.6 V_{dc}$	I _{IN,No load}		47		mA
Input No Load Current	$V_{O,set} = 3.63 V_{dc}$	I _{IN,No load}		120		mA
Input Stand-by Current	A.II	1		16		A
(V _{IN} = 12V _{dc} , module disabled)	All	I _{IN,stand-by}		16		mA
Inrush Transient	All	l²t			1	A ² s
Input Reflected Ripple Current, peak-to-peak						
(5Hz to 20MHz, 1µH source impedance; V _{IN} =0 to 14V,						
IO= I _{Omax} ; See Test Configurations)	All			48		mA _{p-p}
Input Ripple Rejection (120Hz)	All			-76		dB
Output Voltage Set-point accuracy over entire output range						
0 to 85°C, Vo=over entire range	All	$V_{O,set}$	-0.5		+0.5	$\%$ $V_{O, set}$
-40 to 85°C, Vo=over entire range	All	$V_{O,set}$	-1		+1	$\%$ $V_{O, set}$
Voltage Regulation ¹						
	(V _{IN} =V _{IN, min} to			2		mV
Line Regulation	V _{IN, max})			_		
	(12V _{IN} ±20%)			1		mV
Load (I ₀ =I _{0, min} to I _{0, max}) Regulation	All			3		mV
Adjustment Range (selected by an external resistor)						
(Some output voltages may not be possible depending on	All	Vo	0.6		3.63	V_{dc}
the input voltage – see Feature Descriptions Section)	A 11	\ /	7.5		.10	0() (
PMBus Adjustable Output Voltage Range	All	V _{O,adj}	-15	0	+10	%V _{O,set}
PMBus Output Voltage Adjustment Step Size	All			0.4	0.5	%V _{O,set}
Remote Sense Range	All				0.5	V _{dc}
Output Ripple and Noise on nominal output						
$(V_{IN}=V_{IN}, \text{ nom and } I_O=I_{O, \text{min}} \text{ to } I_{O, \text{max}} \text{ Co} = 0.1 \mu\text{F} // 7x22 \mu\text{F}$						
ceramic capacitors) Peak-to-Peak (5Hz to 20MHz bandwidth)	All		_	40		m\/
RMS (5Hz to 20MHz bandwidth)	All			7.5		mV_{pk-pk}
See feetnetes on page 6	All			7.5		mV_{rms}





Parameter	Device	Symbol	Min	Тур	Max	Unit
External Capacitance ²						
Without the Tunable Loop™						
ESR≥1mΩ	All	C _{O, max}	2x47	_	200	μF
With the Tunable Loop™						
ESR ≥ 0.15 mΩ	All	C _{O, max}	2x47	_	1000	μF
ESR ≥ 10 mΩ	All	C _{O, max}	2x47	_	10000	μF
Output Current (in either sink or source mode)	All	lo	0		20	A _{dc}
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	I _{O, lim}		130		% I _{o,max}
Output Short-Circuit Current	All	1 .		10.9		^
(VO≤250mV) (Hiccup Mode)	All	I _{O, s/c}		10.9		A_{rms}
Efficiency	$V_{O,set} = 0.6V_{dc}$	η		78.9%		%
V _{IN} = 12V _{dc} , T _A =25°C	V _{O, set} = 1.2V _{dc}	η		87.5%		%
$I_O=I_{O, max}$, $V_O=V_{O, set}$	$V_{O,set} = 1.8V_{dc}$	η		90.8%		%
	$V_{O,set} = 2.5V_{dc}$	η		92.6%		%
	$V_{O,set} = 3.3V_{dc}$	η		93.9%		%
Switching Frequency	All	fsw		500		kHz
Frequency Synchronization	All					
Synchronization Frequency Range (2 x fswitch)	All		950	1000	1050	kHz
High-Level Input Voltage	All	VIH	2			V
Low-Level Input Voltage	All	VIL			0.4	V
Minimum Pulse Width, SYNC	All	tSYNC	100			ns
Maximum SYNC rise time	All	tSYNC_SH	100			ns

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (IO=0.8IO, max, TA=40°C)					
Telecordia Issue 3	All		61, 896, 359		Hours
Method 1 Case 3					
Weight			2.6 (0.092)		g (oz.)



Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface		Cym.sc.		- 7 P	riax	
$(V_{IN}=V_{IN}, min to V_{IN}, max; open collector or equivalent,$						
Signal referenced to GND)						
Device code with suffix "4" – Positive Logic (See Ordering						
Information)						
Logic High (Module ON)						
Input High Current	All	I_{IH}			17	μΑ
Input High Voltage	All	VIH	2.1	_	7	V
Logic Low (Module OFF)						
Input Low Current	All	I_{1L}			2	μΑ
Input Low Voltage	All	V_{IL}	-0.2		0.8	·V
Device Code with no suffix – Negative Logic (See Ordering						
Information)						
(On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	I _{IH}			3	mA
Input High Voltage	All	V_{IH}	2.1	_	7	V_{dc}
Logic Low (Module ON)						
Input low Current	All	I_{1L}			0.3	mA
Input Low Voltage	All	VIL	-0.2		0.8	V_{dc}
Turn-On Delay and Rise Times						
$(V_{IN}=V_{IN}, nom, I_O=I_{O, max}, V_O to within ±1% of steady state)$						
Case 1: On/Off input is enabled and then input power is						
applied (delay from instant at which $V_{IN} = V_{IN}$, min until Vo =	All	T_{delay}		1.2		msec
10% of V _{o, set})						
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which On/	All	т		1.1		Msec
Off is enabled until Vo = 10% of $V_{o, set}$)	All	T_{delay}		1.1		IVISEC
Output voltage Rise time (time for Vo to rise from		_		_		
10% of $V_{o, set}$ to 90% of $V_{o, set}$)	All	T_{rise}		6		msec
Output voltage overshoot ($T_A = 25^{\circ}\text{C V}_{IN} = V_{IN}$, min to						
$V_{IN, max}$, $I_O = I_{O, min}$ to $I_{O, max}$) With or without maximum					3.0	0/ 1/
external capacitance					3.0	$\% V_{O, set}$
Over Temperature Protection	All	$T_{ref ext{-}}$		135		°C
PMBus Over Temperature Warning Threshold *	All	TWARN		125		°C
Tracking Accuracy (Power-Up: 2V/ms)	All	V _{SEO} –Vo		123	100	mV
(Power-Down: 2V/ms)	All	V _{SEQ} –VO			100	mV
(V _{IN} , min to V _{IN} , max; IO, min to IO, max VSEQ < Vo)	All	V _{SEQ} -VO			100	1110
Input Undervoltage Lockout						
Turn-on Threshold	All			4.25		V_{dc}
Turn-off Threshold	All			4.05		V _{dc}
Hysteresis	All			0.2		V _{dc}
PMBus Adjustable Input Under Voltage Lockout Thresholds	All		4	0.2	14	V _{dc}
Resolution of Adjustable Input Under Voltage Threshold	All		250		14	mV
PGOOD (Power Good)	All		230			1110
Signal Interface Open Drain, V _{supply} ≤ 5V _{DC}						
Overvoltage threshold for PGOOD ON	All			108.33		%V _{O, set}
Overvoltage threshold for PGOOD ON Overvoltage threshold for PGOOD OFF	All			112.5		%V _{O, set}
	All					
Undervoltage threshold for PGOOD ON				91.67		%V _{O, set}
Undervoltage threshold for PGOOD OFF	All			87.5	70	%V _{O, set}
Pulldown resistance of PGOOD pin	All			40	70	Ω
Sink current capability into PGOOD pin	All				5	mA

See footnotes on page 6



Digital Interface Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V _{IH}	2.1		3.6	V
Input Low Voltage (CLK, DATA)		V_{IL}			0.8	V
Input high level current (CLK, DATA)		I _{IH}	-10		10	μA
Input low level current (CLK, DATA)		I _{IL}	-10		10	μA
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{OUT} =2mA	V _{OL}			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	Іон	0		10	μA
Pin capacitance		Co		0.7		рF
PMBus Operating frequency range	Slave Mode	F _{PMB}	10		400	kHz
Data hold time	Receive Mode	+	0			nc
	Transmit Mode	t _{hd:dat}	300			ns
Data setup time		t _{su:dat}	250			ns
Measurement System Characteristics						
Output current measurement range		I _{RNG}	0		30	А
Output current measurement accuracy @12Vin, 25°C to 85°C		1	-2		8%	Max rated
Output current measurement accuracy (wizvin, 25 °C to 85 °C		I _{ACC}	-2		670	Current
Temperature measurement accuracy @12Vin, 0°C to 85°C		T_{ACC}		±5*		°C
$V_{ extsf{OUT}}$ measurement range		$V_{\text{OUT(rng)}}$	0		4	V
V _{OUT} measurement accuracy		$V_{\text{OUT, ACC}}$	-2		2	%

^{*} Accuracy as per PWM Controller Datasheet

FOOTNOTES

OmniOn Power and DLynx are trademarks of OmniOn Power Inc. All other trademarks belong to their respective owners.

^{*} UL is a registered trademark of Underwriters Laboratories, Inc.

 $^{^\}dagger \text{CSA}$ is a registered trademark of Canadian Standards Association.

[‡]VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

^{**} ISO is a registered trademark of the International Organization of Standards

^{*}The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

¹ Worst case Line and load regulation data, all temperatures, from design verification testing as per IPC9592.

²External capacitors may require using the new Tunable Loopfeature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loopsection for details.



Characteristic Curves

The following figures provide typical characteristics for the 20A Digital PicoDLynxII™ at 1.7Vo and 25°C.




Figure 1. Converter Efficiency versus Output Current.




Figure 2. Derating Output Current versus Ambient
Temperature and Airflow




Figure 3. Typical output ripple ($C_0=7x22\mu F$ ceramic, $V_{IN}=12V$, $Io=I_{o,max,}$).




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 7x47µF+9x330µF CTune=15nF, RTune=300




Figure 5. Typical Start-up Using On/Off Voltage (Io = $I_{o,max}$).




Figure 6. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, Io = $I_{o,max}$).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 20A Digital PicoDLynxII™ at 1.2Vo and 25°C.




Figure 7. Converter Efficiency versus Output Current.




Figure 8 Derating Output Current versus

Ambient Temperature and Airflow




Figure 9. Typical output ripple ($C_0=7x22\mu F$ ceramic, $V_{IN}=12V$, $Io=I_{o,max}$,).




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 7x47µF+4x330µF CTune=6800pF, RTune=300




Figure 11. Typical Start-up Using On/Off Voltage (Io = $I_{o,max}$).




Figure 12. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, Io = $I_{o,max}$).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 20A Digital PicoDLynxII™ at 1.9Vo and 25°C.




Figure 13. Converter Efficiency versus Output Current.




Figure 14. Derating Output Current versus

Ambient Temperature and Airflow




Figure 15. Typical output ripple (C_0 =7x22 μ F ceramic, V_{IN} = 12V, Io = $I_{o,max,}$).




Figure 16. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 7x47µF+2x330µF CTune=3900pF, RTune=300




Figure 17. Typical Start-up Using On/Off Voltage (Io = I_{o,max}).




Figure 18. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_{O,max}$).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 20A Digital PicoDLynxII™ at 2.5Vo and 25°C.




Figure 19. Converter Efficiency versus Output Current.




Figure 20. Derating Output Current versus Ambient Temperature and Airflow




Figure 21. Typical output ripple ($C_0=7x22\mu F$ ceramic, $V_{IN}=12V$, $Io=I_{O,max}$,).




Figure 22. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 7x47µF+1x330µF CTune=2700pF, RTune=300




Figure 23. Typical Start-up Using On/Off Voltage (Io = I_{o,max}).




Figure 24. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, Io = $I_{o,max}$).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 20A Digital PicoDLynxII™ at 3.3Vo and 25°C.




Figure 25. Converter Efficiency versus Output Current.




Figure 26. Derating Output Current versus

Ambient Temperature and Airflow




Figure 27. Typical output ripple (C_0 =7x22 μ F ceramic, V_{IN} = 12V, Io = $I_{o,max,}$).




Figure 28. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 4x47µF+1x330µF CTune=1800pF, RTune=300




Figure 29 Typical Start-up Using On/ Off Voltage (Io = $I_{o,max}$).




Figure 30. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, Io = $I_{o,max}$).



Design Considerations

Input Filtering

The 20A Digital PicoDLynxII™ module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 31 shows the input ripple voltage for various output voltages at 20A of load current with 4x22 μ F or 6x22 μ F ceramic capacitors and an input of 12V.




Figure 31. Input ripple voltage for various output voltages with 4x22 µF or 6x22 µF ceramic capacitors at the input (20A load).

Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 7x22 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 32 provides output ripple information for different external capacitance values at various Vo and a full load current of 20A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the

electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loopfeature described later in this data sheet.




Figure 32. Output ripple voltage for various output voltages with external $5x22 \mu F$, $7x22 \mu F$ or $11x22 \mu F$ ceramic capacitors at the output (20A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368- 1:2014/A11:2017).

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The PJT020A0X series were tested using an external Little fuse 456 series fast-acting fuse rated at 30A in the ungrounded input.

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface



Remote On/Off (continued)

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off

The 20A Digital PicoDLynxII™ power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 33. When the external transistor Q1 is in the OFF state, the internal PWM #Enable is pulled up internally, thus turning the module ON. When transistor Q1 is turned ON, the On/Off pin is pulled low, and consequently the internal PWM Enable signal is pulled low and the module is OFF.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 34. The On/Off pin should be pulled high with an external pull-up resistor. When transistor Q2 is in the OFF state, the On/Off pin is pulled high, which pulls the internal ENABLE# High and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low resulting in the PWM ENABLE# pin going Low. The maximum voltage allowed on the On/Off pin is 7V. If Vin is used as a source, then a suitable external resistor R1 must be used to ensure that the voltage on the On/Off pin does not exceed 7V.

Digital On/Off

Please see the Digital Feature Descriptions section.




Figure 33. Circuit configuration for using positive On/Off logic




Figure 34. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6Vdc to 3.63Vdc by connecting a resistor between the Trim and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 35. The Upper Limit curve shows that for output voltages lower than IV, the input voltage must be lower than the maximum of



Analog Output Voltage Programming

14.4V. The Lower Limit curve shows that for output voltages higher than 3.3V, the input voltage needs to be slightly higher than the minimum of 4.5V.




Figure 35. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.




Figure 36. Circuit configuration for programming output voltage using an external resistor.

Caution – Do not connect SIG_GND to GND elsewhere in the layout

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6Vdc. To calculate the value of the trim resistor, Rtrim for a desired output voltage, should be as per the following equation:

$$R_{trim} = \begin{bmatrix} 12 \\ Vo - 0.6 \end{bmatrix} K\Omega$$

Rtrim is the external resistor in $k\Omega$

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

V _{O, set} (V)	Rtrim (KΩ)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V.

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, Rmargin-up, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, Rmargindown, from the Trim pin to output pin for margining-down. Figure 37 shows the circuit configuration for output voltage margining. The POL Programming Tool or Power Module Wizard (PMW), available at www.omnionpower.com under the Downloads section, also calculates the values of Rmargin-up and Rmargin-down for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details




Figure 37. Circuit Configuration for margining Output voltage.



Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Output Voltage Sequencing

The power module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to VIN for positive logic modules) so that the module is ON by default. After applying input voltage to the module, a minimum 10msec delay is required before applying voltage on the SEQ pin. This delay gives the module enough time to complete its internal power-up soft-start cycle. During the delay time, the SEQ pin should be held close to ground (nominally 50mV ± 20 mV). This is required to keep the internal op-amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. By selecting resistor R1 (see fig. 38) according to the following equation

R1 =
$$\frac{26150}{6.5-0.05}$$
 = 40520hms, (4.02KStd)

the voltage at the sequencing pin will be 50mV when the sequencing signal is at zero.

After the 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt bases until the output reaches the set- point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin




Figure 38. Circuit showing connection of the sequencing signal to the SEQ pin.

voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the EZ-SEQUENCETM feature to control start-up of the module, pre-bias immunity during start -up is disabled. The pre-bias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the EZ- SEQUENCETM feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when the voltage at the SEQ pin is applied. This will result in the module sinking current if a pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCETM feature must be disabled. For additional guidelines on using the EZ- SEQUENCETM feature please refer to Application Note AN04-008 "Application Guidelines for Non-Isolated Converters: Guidelines for Sequencing of Multiple Modules", or contact the OmniOn technical representative for additional information

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the over-temperature threshold of 135°C (typ) is exceeded at the thermal reference point Tref .Please refer to Electrical characteristic table, over-temperature section on page 5.

Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.



Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 39, with the converter being synchronized by the rising edge of the external signal. The Module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC




Figure 39. External source connections to synchronize switching frequency of the module.

pin is not used, the module will free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin directly to SIG_GND

Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.

Dual Layout

Identical dimensions and pin layout of Analog and Digital PicoDLynxII modules permit migration from one to the other without needing to change the layout. In both cases the trim resistor is connected between trim and signal ground. The output of the analog module cannot be trimmed down to 0.51V

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable Loop TM .

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple

and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loopallows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loopis implemented by connecting a series R-C




Figure. 40. Circuit diagram showing connection of RTUME and CTUNE to tune the control loop of the module.

between the VS+ and TRIM pins of the module, as shown in Fig. 40. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 3 shows the recommended values of RTUNE and CTUNE for different values of ceramic output capacitors up to $1000\mu F$ that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 3 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 10A to 20A step change (50% of full load), with an input voltage of 12V.

Please contact your OmniOn technical representative



Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for V_{in} =12V and various external ceramic capacitor combinations.

Со	4x47µF	6x47μF	8x47µF	10x47µF	20x47µF
R _{TUNE}	300	300	300	300	300
C _{TUNE}	560p	820p	1n	1.5n	2.7n

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 10A step load with V_{in} =12V.

Vo	3.3V	2.5V	1.8V	1.2V	0.6V
Со	4x47µF	7x47µF	7x47µF	7x47µF	7x47µF
	+	+	+	+	+
	1x330µF	1x330µF	2x330µF	4x330µF	9x330µF
R _{TUNE}	300	300	300	300	300
C _{TUNE}	1800pF	2700pF	3900pF	6800pF	15nF
DV	51mV	40mV	30mV	20mV	12mV

Note: The capacitors used in the Tunable Loop tables are 47 μ F/2 m Ω ESR ceramic and 330 μ F/9 m Ω ESR polymer capacitors.

to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

Power Module Wizard

OmniOn offers a free web based easy to use tool that

helps users simulate the Tunable Loop performance of the PJT020. Go to <u>omnionpower.com</u> and sign up for a free account and use the module selector tool. The tool also offers downloadable Simplis/Simetrix models that can be used to assess transient performance, module stability, etc.

Digital Feature Descriptions

PMBus Interface Capability

The 20A Digital PicoDLynxII™ power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.

All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such that Byte High that Byte Iow that Byte Iow

module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:

The value is the number is then given by

Value = Mantissa * 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be

set using resistors connected from the ADDR0 and ADDR1 pins to GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40,

Table 4

Digit	Resistor Value (KΩ)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

44, 45,

55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.



PMBus Addressing (continued)




Figure 41. Circuit showing connection of resistors used to set the PMBus address of the module.

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both I00kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus,

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	0	0

while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

Bit Value	Action
This module us	M ଫୋଗୋଲି ଟ୍ରି wers up any time power is ୟ ଲେ ବ୍ୟୁ ମଧ୍ୟ ଜ୍ୟୁ ଓ ମଧ୍ୟ କ୍ଷ୍ମ ଓ ଜ୍ୟୁ ନିର୍ଦ୍ଦ କ୍ଷ୍ୟ କ୍ଷ୍ମ ଓ ଜ୍ୟୁ ନିର୍ମ୍ଦ୍ର କ୍ଷ୍ୟ କ୍ଷ କ୍ଷ୍ୟ କ୍ଷ୍ୟ କ୍ଷ କ୍ଷ୍ୟ କ୍ଷ କ୍ଷ୍ୟ କ୍ଷ୍ୟ କ୍ଷ୍ୟ କ୍ଷ୍ୟ କ୍ଷ୍ୟ କ୍ଷ କ୍ଷ କ୍ଷ୍ୟ କ୍ଷ କ୍ଷ କ୍ଷ କ୍ଷ କ୍ଷ କ୍ଷ୍ୟ କ୍ଷ
ON_OFF_CONF options as follo	Modifie bytes not power up ON/OFF pin
PU: Sets the de power is preser	ROOK TO BERNATURE TO THE PROPERTION OF THE PROPERTION

command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module ignores the ON bit in the OPER-
U	ATION command
1	Module responds to the ON bit in the
I	OPERATION command

Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e.ON/OFF is only controlled through the PMBUS via the OPERATION command
1	Module requires the analog ON/OFF pin to be asserted to start the unit

CMD: The CMD bit controls how the device responds to the OPERATION command.

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

Table 5

Rise Time	Exponent	Mantissa
600µs	11100	0000001010
900µs	11100	00000001110
1.2ms	11100	00000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms,



with possible values listed in Table 5. Note that the exponent is fixed and the bits of $VOUT = \begin{bmatrix} 2000 + R_{Trim} \\ RTrim \end{bmatrix} XV_{REF}$ upper two the mantissa are also fixed at 0.

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a $20k\Omega$ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage VREF is be nominally set at 600mV, and the output regulation voltage is then given by:

Hence the module output voltage is dependent on the value of RTrim which is connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at -9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Possible values range from - 120mV to +60mV. The exception is at 0.6Vout where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51Vdc. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.35, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of VREF is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at –9 (decimal). The value of the offset voltage is given by

V_{REF(offset)} = VREF_TRIM X 2⁻⁹

This offset voltage is added to the voltage set through the divider ratio and nominal VREF to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

- The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.
- Divider Ratio = V_{ref}/V_{out} = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- V_{ref(offset)} = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- V_{ref(offset)} = V_{ref_Trim} x 2 -9
- V_{ref Trim} = V_{ref(offset)} x 512
- V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

Output Voltage Margining Using the PMBus

The module can also have its output margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH will set the margin high voltage, while the command STEP VREF MARGIN LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands will use the "Linear" mode with the exponent fixed at -9 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change is - 30% to +10% for the margin high command and -20% to 0% for the margin low command.

 $V_{REF(MH)} =$

(STEP_VREF_MARGIN_HIGH+VREF_TRIM) x 2-9

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

• The internal reference voltage is 0.6V. So we need



to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = $V_{ref}/V_{out} = 0.6/1.2 = 0.5$
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- V_{REF(MH)} = (Step_V_{ref_margin_high} + V_{ref_trim}) x 2⁻⁹
- Assume V_{ref Trim} = 0 here
- Step_V_{ref_margin_high} = VREF(MH) x 512
- Step_V_{ref_margin_high} = 0.05 x 25.6 = 26 (rounded to nearest integer)

 $V_{REF(ML)} =$

(STEP_VREF_MARGIN_LOW + VREF_TRIM) x 2-9

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within - 20% of Vo).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = $V_{ref}/V_{out} = 0.6/1.8 = 0.33$
- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = 0.033 Volts (- sign since we are margining down)
- $V_{REF(ML)} = (Step_V_{ref_margin_low} + V_{ref_trim}) \times 2^{-9}$
- Assume V_{ref_Trim} = -3 here (from V Ref_Trim example earlier)
- Step_V_{ref_margin_low} = VREF(ML) x 512 Vref_trim
- Step_V_{ref_margin_low} = -0.033 x 512 (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

• 00XX: Margin Off

Margin Low (Act on Fault)
0110: Margin Low (Act on Fault)
1001: Margin High (Act on Fault)
1010: Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at –1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 28A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command will use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte will represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte will represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature.

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) is used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output. The module provides a Power Good (PGOOD) that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal is de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command will set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command will set the level above which the PGOOD command is de-asserted. This command will also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold is set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100KW) to a source of



5V_{DC} or lower. The current through the PGood terminal should be limited to a max value of 5mA.

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command will set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they is mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits will represent the exponent (fixed at -2) and the remaining 11 bits will represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage. DONOT CHANGE THE FACTORY PROGRAMMED VALUE.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of 4000mA to +3937.5mA. DONOT CHANGE THE FACTORY PROGRAMMED VALUE.

The READ_IOUT command provides module average output current information. This command only

supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The resolution

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

of the command is 62.5mA. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 Low Byte (decimal). The

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

High Byte

Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	X	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	X	0
1	X	0
0	X	0

remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	X	0
5	X	0
4	VOUT UV Fault	0
3	X	0
2	X	0
1	X	0
0	X	0

since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus





Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	X	0
5	IOUT OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Χ	0
4	X	0
3	Χ	0
2	X	0
1	X	0
0	X	0

remote sense amplifier output pin so voltage drop to the load is not accounted for. The command will return two bytes of data all representing the mantissa

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	X	0
2	X	0
1	Other Communication Fault	0
0	X	0

while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE: Returns one byte of information with a summary of the most critical device faults.

STATUS_WORD: Returns two bytes of information with a summary of the module's fault/warning

Low Byte

Bit Position	Flag	Default Value
7:2	Module Name	010010
1:0	Reserved	10

High Byte

Bit Position	Flag	Default Value
7:3	Module Revision Number	None
2:0	Reserved	000

conditions.

STATUS_VOUT: Returns one byte of information relating to the status of the module's output voltage

related faults.

STATUS_IOUT: Returns one byte of information



Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Table 6

		Table 6	Na. Walatila							
Hex Code	Command	Brief Description	Non-Volatile Memory Storage							
Couc		Turn Module on or off. Also used to margin the output voltage	Memory Storage							
		Format Unsigned Binary								
		Bit Position 7 6 5 4 3 2 1 0								
		Access r/w r r/w r/w r/w r/w r r								
		Function On X Margin X X								
		Default Value 0 0 0 0 0 X X								
01	OPERATION	Bit 7: 0 Output switching disabled								
		1 Output switching enabled								
		Margin: 00XX Margin Off								
		0101 Margin Low (Act on fault)								
		0110 Margin Ligh (Act on fault)								
		1001 Margin High (Act on fault) 1010 Margin High (Act on fault)								
		Configures the ON/OFF functionality as a combination of analog ON/								
		OFF pin and PMBus commands								
		Format Unsigned Binary								
		Bit Position 7 6 5 4 3 2 1 0								
02	ON_OFF_CONFIG	Access r r r r/w r/w r/w r/w r	YES							
		Function X X X pu cmd cpr pol cpa								
		Default Value 0 0 0 1 0 1 0 0								
		Refer to Page 19 for details on pu, cmd, cpr, pol and cpa								
03	CLEAD FALLES	Clear any fault bits that may have been set, also releases the								
03	CLEAR_FAULTS	SMBALERT# signal ifthe device has been asserting it.								
		Used to control writing to the module via PMBus. Copies the current								
		register setting in the module whose command code matches the								
		value in the data byte into non-volatile memory (EEPROM) on the module								
		Format Unsigned Binary								
		Bit Position 7 6 5 4 3 2 1 0								
		Access r/w r/w x/x x x x								
		Function bit7 bit6 bit5 X X X X X								
10	WRITE_PROTECT	Default Value 0 0 0 X X X X X	YES							
10	VVRIIL_PROILCI	Bit5: 0 – Enables all writes as permitted in bit6 or bit7	TLS							
		1 – Disables all writes except the WRITE_PROTECT, PAGE								
		OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0)								
		Bit 6: 0 – Enables all writes as permitted in bit5 or bit7								
		1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0)								
		Bit7: 0 – Enables all writes as permitted in bit 5 or bit 6								
		1 – Disables all writes except for the WRITE_PROTECT command								
		(bit 5 and bit 6 must be 0)								
15	STORE_USER_ALL	Stores all of the current storable register settings in the EEPROM								
13	JIONE_UJER_ALL	memory as the new defaults on power up								
10	DECTODE LICED ALL	Restores all of the storable register settings from the non-volatile								
16	RESTORE_USER_ALL									
		device is actively switching This command helps the host system/GUI/CLI determine key								
		capabilities of the module								
		Format Unsigned Binary								
		Bit Position 7 6 5 4 3 2 1 0								
10	CADADU IT	Access r r r r r r r r								
19	CAPABILITY	Function PEC SPD SPD Reserved								
		Default Value 1 0 1 1 0 0 0 0								
		PEC – 1 Supported								
		SPD -01 – max of 400kHZ								
		ALRT – 1 – SMBALERT# supported								



Summary of Supported PMBus Commands (continued)

Table 6

Hex			Non-Volatile							
Code	Command	Brief Description	Memory Storage							
oode		The module has MODE set to Linear and Exponent set to -10. These	Memory Storage							
		values cannot be changed.								
		Format Unsigned Binary								
20	VOUT MODE	Bit Position 7 6 5 4 3 2 1 0								
20	VOOT_MODE	Access r r r r r r r r								
		Function Mode Exponent Default Value 0 0 0 1 0 1 1 1 1								
		Mode: Value fixed at 000, linear mode								
		Exponent: Value fixed at 10111, Exponent for linear mode values is -9 Sets the value of input voltage at which the module turns on								
		Format Linear, two's complement binary								
		Bit Position 7 6 5 4 3 2 1 0								
		Access r r r r r r r								
		Function Exponent Mantissa								
		Default Value								
		Bit Position 7 6 5 4 3 2 1 0								
35	VIN_ON	Function Mantissa	YES							
		Default Value 0 0 0 1 0 0 1								
		Exponent -2 (dec), fixed Mantissa								
		The upper four bits are fixed at 0								
		The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are								
		• 4.25, in steps of 0.25V up to 9.5V.								
		 9.5V to 13V in increments of 0.5V. 								
		13V to 16V in increments of 1V.								
		Sets the value of input voltage at which the module turns off								
		Format Linear, two's complement binary								
		Bit Position 7 6 5 4 3 2 1 0								
		Access r r r r r r r r								
		Function Exponent Mantissa								
		Default Value								
		Bit Position 7 6 5 4 3 2 1 0								
		Access r r/w r/w r/w r/w r/w r/w								
		Function Mantissa								
36	VIN_OFF	Default Value 0 0 0 1 0 0 0	YES							
		Exponent -2 (dec), fixed Mantissa								
		The upper four bits are fixed at 0								
		The lower seven are programmable with a default value of 8(dec).								
		This corresponds to a default of 4.0V.								
		Allowable values are								
		 4.00, in steps of 0.25V up to 9.75V. 								
		• 10.25V to 11.75V in increments of 0.5V								
		• 12V								
		13.75V to 15.75V in increments of 1V								



Summary of Supported PMBus Commands (continued)

Table 6

			Iai	ole 6							Non-Volatile
Hex Code	Command			Br	ief De	script	ion				Memory Storage
		Returns the val				rectio	n tern	n used	to cor	rrect	
		the measured	outpu						_		
		Format			ar, tw		mpler		oinary	_	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r/w	
38	IOUT_CAL_GAIN	Function	-		xpone	_	1 1		<u>Mantis</u>		YES
		Default Value Bit Position	7	6	<u> </u>	0 4	3	2	0	V 0	
		Access	r/w	r/w	r/w	r/w		r/w	r/w	r/w	
		Function	1/ ۷۷	1/ ۷۷	1/ ۷۷		ntissa	1/ ۷۷	1/ ۷۷	1/ ۷۷	
		Default Value	١	/· Vari	able b		n fact	orv ca	libratio	on	
								_			
			eturns the value of the offset correction used to correct the easured Output current								
		Format	0 0.0			o's co	mple	ment	binary	/	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r/w	r	r	
39	IOUT CAL OFFSET	Function		E	xpone	ent		١	/antis	sa	YES
	1001_0, (2_0) 1 021	Default Value	1	1	1	0	0	V	V	V	123
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function					ntissa				
		Default Value	,	V: Vari	able b	ased	on fact	ory ca	librati	on	
		Sets the outpu	t over				•			• ,	
		Format					mple	_	binary		
		Bit Position Access	7 r	6	5 r	4 r	3	2	l r	0	
		Function		l r	Expone		r	r	<u>I I</u> Mantis	r	
46	IOUT_OC_FAULT_LIMIT	Default Value	1	1 1	1	1	1 1	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w			r/w	r/w	r/w	
		Function			1 7	Ma	ntissa	1 1	Τ _		
		Default Value	0	0	l I			ļ	0	0	
		Determines mo) fault		
		Format			U	nsian	ed Bir	narv	,		
		Bit Position	7	6	5	4	3		1	0	
		Access	r	r	r/w	r/w	r/w	r	r	r	
47	IOUT_OC_FAULT_RESPONSE	Function	Х	Х	R[2]	R [1]	R[0]	Х	Х	Х	YES
		Default Value	0	0	1	1	1	1	0	0	
		RS[2:0] - Retry	Settin	ıg							
		000 Uni	it doe	s not a	attemp	ot to re	estart				
		111 Unit g						t cont	inuous	sly	
		Any oth									
		Sets the output	t over						•		
		Format Bit Position	7	Line 6	ar, tw	o's co 4	mple 3	ment 2	olnary 	0	
		Access	r	r	r	r	r	r	r	r	
4Δ	4A IOUT_OC_WARN_LIMIT	Function	<u> </u>	E	xpone	ent	-		Mantis		
''`		Default Value	7	6	5	1 4	3	0	0	0	
		Bit Position Access	/ r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	+ '	1/ ۷۷	1, ۷۷		ntissa	1 1 / V V	1 1 / ۷ ۷	1,, , ,	
		Default Value	0	0	1	1	1	0	0	0	



Table 6

Hex Code	Command			Brie	f Desc	riptio	on				Non-Volatile Memory Storage
		Sets the overter	npera	ture fa	ult leve	el in °	С				
		Format		Linea	r, two'	s con	nnlen	ent h	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
	OT 54111 T 1 11 11 T	Function		Ex	ponen	t		N	1antis	sa	(50
4F	OT_FAULT_LIMIT	Default Value	0	0	0	0	0	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w r	/w r	/w	r/w	r/w	r/w	r/w	
		Function					tissa	1	1		
		Default Value	1	0	0	0	0	0	1	0	
		Sets the over te	Sets the over temperature warning level in °C								
		Format	Format Linear, two's complement binary								
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		Ex	ponen	it		N	1antis	sa	
51	OT_WARN_LIMIT	Default Value	0	0	0	0	0	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Man	tissa				
		Default Value	0	1	1	1	1	1	0	1	
		Sets the rise time of the output voltage during startup. Supported Values: 0.6, 0.9, 1.2, 1.8, 2.7, 4.2, 6.0, 9.0msec. Value of 0 instructs unit to bring its output to programmed value as quickly as possible									
		Format		Line	ar, two	o's co	mple	ment	binar	V	
		Bit Position	7		5	4	3	2	1	0	
61	TON_RISE	Access	r	r	r	r	r	r	r	r/w	YES
		Function		E	xpone	nt		١	/antis	sa	
		Default Value		1	1	0	0	0	0	0	
		Bit Position	7		5	4	3	2	1	0	
		Access	r/v	v r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	. O	1	-	Ma O	ntissa 0	0	0	0	
		Default Value			1			1 -			
		Returns one byt critical module f		ıformat	tion wi	th a s	summ	ary of	the m	nost	
		Format			Unsig	ned	Rinan	,			
		Rit				li Ge					
		Position 7	6	5	4		3	2	1	0	
70	CTATUS DVTE		r	r	r		r	r	r	r	
78	STATUS_BYTE	Flag X C)FF	$V_{\text{OUT_OV}}$	I _{OUT_C}	oc \	/ IN_UV	TEMP	CML	None of the Above	
		Default Value 0	0	0	0		0	0	0	0	





Table 6

Hex												Non-Volatile
Code	Command			Br	ief De	escrip	tion					Memory Storage
		Returns two k	oytes of	f inform	natior	n with	a sum	ma	ry of t	he mo	dule's	
		fault/warning conditions Format Unsigned Binary										
		Format Bit Position	7	6	5	<u> 4</u>	1 ea 3	i i e i	2	1	0	
		Access	r	r	<u></u>	r	r		r	r	r	
				I _{OUT/P}	X		PGOC	\ \ \	X	X	X	
5 0	CTATUS MODE	Flag	V _{OUT}	OUT	^	MFK	PGOC	טו	^	^	^	
79	STATUS_WORD	Default Valu		0	0	0	0		0	0	0	
		Bit Position		6	5	4	3		2	1	0	
		Access	r	r	r	r	r		r	r	r None	
		Flag	l x	OFF	$V_{OUT_{-}}$	I _{OUT_OC}	V _{IN_U}		ТЕМР	CML	of the	
					OV	1001_00	- 111_5				above	
		Default Valu	e 0	Χ	0	0	0		0	0	0	
		Returns one b	turns one byte of information with the status of the module's									
			put voltage related faults									
		Format										
7A	STATUS_V _{OUT}	Bit Position	1	7	6 5		4	3	2	1	0	
		Access		r	r		r	r	r	r	r	
		Flag		OUT_OV	X >		JT_UV	X	X	X	X	
		Default Valu	- I	0	0 (l l	0	0	0	0	0	
		Returns one l				with t	he sta	tus	of the	e modi	ule's	
			output current relatedfaults. Format Unsigned Binary									
	CTATUC I	Bit Position		7	6	Jnsigi	nea Bi	na		3 2	1 0	
7B	STATUS_I _{OUT}	Access		 r	r		r		+		rr	
		Flag	I _{OUT}	oc Faul		I _{оит ос}	Warni	ng			XX	
		Default Valu		0	0		0		0 (0 0	0 0	
		Returns one k	ovte of	inform	ation	with t	he stat	tus	of the	e modu	ıle's	
		temperature										
		Format				Unsia	ned B	ina	rv			
7D	STATUS_TEMPERATURE	Bit Position	1	7		6	5	4	3	2 1	0	
		Access		r		r	r	r	r	r r	r	
		Flag		_FAULT	OT_			Χ		X X	+	
		Default Valu	ie	0		0	0	0	0	0 0	0	
		Returns one k				with t	he sta	tus	of the	e modu	ıle's	
		communicati	on rela	ited fau								
		Format			Ur	signe	d Bina	ary				
		Bit Position	7	6	5		4	3	2	1	0	
7E	STATUS_CML	Access	r	r	r		r	r	r	r	r	
'-	017 (1 00_011)E					Mei	nory	•	† 1	Other		
		n Flad i	Invalid mman		id PE	fa	ult	Χ	Х	Comm	n X	
			minial	Jak	^a Fa	II dete	ected			Fault		
		Default Value	0	0	0		0	0	0	0	0	
		value										







Table 6

Hex Code	Command			Bri	ief D	escriptio	on					Non-Volatile Memory Storage
		Returns one byte specific faults or										
		Format Unsigned Binary										
		Bit Position	7	6	5	4	3	2	1		0	
80	STATUS_MFR_SPECIFIC	Access	r	r	r	r	r	r	r		R	
			<u>OTFI</u>			VADDR	Χ	Χ			PH_EN	
		Default Value	0	0	0	0	0	0	0		0	
		OTFI – Internal Te IVADDR – PMBUs					mal S	hutc	wok	n thre	eshold	
		TWOPH_EN - Mo										
		f <u>ixed at -9.</u>	Returns the value of the output voltage of the module. Exponent is									
		Format		_		two's co				oinary		
		Bit Position	7	6	5	4	3		2	1	0	
		Access	r	r	r		r		r	r	r	
8B	READ_VOUT	Function					ntiss				•	
		Default Value	0	0	0		0		0	0	0	
		Bit Position	7	6	5		3		2	1	0	
		Access	r	r	r		r		r	r	r	
		Function		T 0	T 0		ntiss		_			
		Default Value	0	0	0		0	_	0	0	0	
		Returns the value of the output current of the module Format Linear, two's complement binary										
		Bit Position	7	6		4 4		_	IU 9	inary		
		Access	r	r	5 r	r r	3 R	2 r	-	r	0 r	
		Function	ı		xpor		ĸ	'	N/I	antiss	-	
8C	READ_IOUT	Default Value	1	1	1	To	0	V		V	V	
		Bit Position	7	6	5	4	3	2		1	0	
		Access	r	r	r	r	r	r		r	r	
		Function			I	Mar	ntissa	1		<u> </u>	-	
		Default Value	V	V	V	V	V	V		V	0	
		V - Variable			1	<u> </u>				J.	<u> </u>	
		Returns the value	of th	ne eyt	erna	l temner	ature	inc	lear	-pe Ce	deirie	
			or tr			<u> </u>					15105	
		Format				wo's con		_		nary		
		Bit Position	7	6	5	4	3	2		1	0	
		Access	r	r	r	r	R	r		r	r	
0.5	DEAD TEMPEDATURE 3	Function	<u> </u>		xpon					antiss		
8E	READ_TEMPERATURE_2	Default Value	0	0	0 5	0 4	3	V		V	V	
		Bit Position	7	6		+ +		2	_	<u> </u>	0	
		Access Function	r	r	r	l r	r itissa	r		r	r	
		Default Value	V	V	V	V	V	V	·	V	0	
		V - Variable	v	V	<u> </u>	ı v	v			V		
1	I	· Variable										1







Table 6

Hex Code	Command			Brie	f Des	criptio	n				Non-Volatile Memory Storage
		Returns one byte i	indicat	ting th					р РМВ	us Spec	
98	PMBUS_REVISION	Format Bit Position	7	6	- 5	nsigned 4	3 Bina	ry 2	1	0	
		Access		r	r	r	r	r	r	r	
		Default Value	0	0	0	l i	0	0	0	1	
		Returns module n			_					<u> </u>	
		Format	u			Unsig	ned Ri	inary			
		Bit Position	7	7 6	5		3	2	1	0	
		Access	r				r	r	r	r	
		Function				Re	eserve		1		
D0	MFR_SPECIFIC_00	Default Value	C) 0	C		0	0	0	0	YES
		Bit Position	7	7 6	. 5	5 4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function			Мос	dule Na	me		Res	served	
		Default Value	C) 1	C	0	1	0	1	0	
D4	VREF_TRIM	Function Default Value Bit Position Access Function Default Value	7 r/w V 7 r	Linea 6 r V 6 r r r	r, two 5 r	Price of the control	nplem 3 r cissa V 3 r/w cissa V	ent bit 2 r V 2 r/w	nary I r V I r/w	O r V O r/w	
D5	STEP_VREF_MARGIN_ HIGH	+10% in 2mV steps +60mV. The offset VREF_TRIM)x2-9. E: includes VREF_TR	Bit Position 7 6 5 4 3 2 1 0 Access r						YES		



Summary of Supported PMBus Commands (continued)

Table 6

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
D6	STEP_VREF_MARGIN_LOW	Applies a fixed negative offset to the reference voltage. Adjustment is -20% to 0% in 2mV steps. Permissible values range between -120mV and 0mV) The offset is calculated as (STEP_VREF_MARGIN_LOW + VREF_TRIM)x2-9. Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10% Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r r r Function Mantissa Default Value V V V V V V V V V V Bit Position 7 6 5 4 3 2 1 0 Access r r r r/w r/w r/w r/w r/w r/w Function	YES
		Default Value V V V V V V V V V	
D7	PCT_VOUT_FAULT_PG_ LIMIT	and VOUT_OVER_VOLTAGE(OV) limits as percentage of nominal Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r r/w r/w Function X X X X X X X PCT_MSB PCT_LSB Default Value 0 X X X X X X X 0 0 PAGE Command Truth Table PCT_ PCT_LS B B B B C C C C C C C C C C C C C C C	
D8	SEQUENCE_TON_TOFF_ DELAY	Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME	

Digital Power Insight (DPI)

OmniOn offers a software tool that set helps users evaluate and simulate the PMBus performance of the PJT020 modules without the need to write software.

The software can be downloaded for free at <u>omnionpower.com</u>. A OmniOn USB to I²C adapter and associated cable set are required for proper functioning of the software suite. For first time users, the OmniOn DPI Evaluation Kit can be purchased from leading distributors at a nominal price and can be used across the entire range of OmniOn Digital POL Module.



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 42. The preferred airflow direction for the module is in Figure 43.




Figure 42. Thermal Test Setup.

The thermal reference points, $T_{\rm ref}$ used in the specifications are also shown in Figure 43. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module ($V_{o,set} \times I_{o,max}$).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 43. Preferred airflow direction and location of hotspot of the module (T_{ref}).



Shock and Vibration

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

Operating shock to 40G per Mil Std. 810G, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

Operating vibration per Mil Std 810G, Method 514.5 Procedure

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810G, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

Table 7: Performance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	1.14E-03	170	2.54E-03	690	1.03E-03
30	5.96E-03	230	3.70E-03	800	7.29E-03
40	9.53E-04	290	7.99E-04	890	1.00E-03
50	2.08E-03	340	1.12E-02	1070	2.67E-03
90	2.08E-03	370	1.12E-02	1240	1.08E-03
110	7.05E-04	430	8.84E-04	1550	2.54E-03
130	5.00E-03	490	1.54E-03	1780	2.88E-03
140	8.20E-04	560	5.62E-04	2000	5.62E-04

Table 8: Endurance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	0.00803	170	0.01795	690	0.00727
30	0.04216	230	0.02616	800	0.05155
40	0.00674	290	0.00565	890	0.00709
50	0.01468	340	0.07901	1070	0.01887
90	0.01468	370	0.07901	1240	0.00764
110	0.00498	430	0.00625	1550	0.01795
130	0.03536	490	0.01086	1780	0.02035
140	0.0058	560	0.00398	2000	0.00398



Example Application Circuit


Requirements:

 V_{in} : 12V V_{out} : 1.8V

l_{out}: 15A max., worst case load transient is from 10A to 15A

 ΔV_{out} : 1.5% of V_{out} (27mV) for worst case load transient

V_{in}, ripple 1.5% of Vin (180mV, p-p)



CII Decoupling caps - 1x0.047µF/16V ceramic (e.g. Murata LLL185R71C473MA01) + 1x0.1µF/16V 0402 ceramic

CI2 4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)

CI3 $47\mu F/16V$ bulk electrolytic

CO1 Decoupling caps - 1x0.047µF/16V ceramic (e.g. Murata LLL185R71C473MA01) + 1x0.1µF/16V 0402 ceramic

CO2 $7 \times 47 \mu F/6.3 V$ 1210 ceramic capacitors

CO3 $1 \times 330 \mu F/6 V$ POSCAP

CTune 2700 pF ceramic capacitor (can be 1206, 0805 or 0603 size)

RTune 300Ω SMT resistor (can be 1206, 0805 or 0603 size)

RTrim 10kW SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.





Mechanical Outline


Dimensions are in millimeters and (inches).


Tolerances: $x.x \text{ mm} \pm 0.5 \text{ mm} (x.xx \text{ in.} \pm 0.02 \text{ in.}) [unless otherwise indicated]$

 $x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)$









BOTTOM VIEW

PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	V _{IN}	11	SYNC ¹
3	GND	12	VS-
4	V _{OUT}	13	SIG_GND
5	VS+ (SENSE)	14	SMBALERT#
6	TRIM	15	DATA
7	GND	16	ADDR0
8	CLK	17	ADDR1
9	SEQ		

 $^{^{\}rm 1}$ If unused, connect directly to SIG_GND




Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: $x.x \text{ mm} \pm 0.5 \text{ mm} (x.xx \text{ in.} \pm 0.02 \text{ in.}) [unless otherwise indicated]$

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	V_{IN}	11	SYNC ²
3	GND	12	VS-
4	V_{OUT}	13	SIG_GND
5	VS+ (SENSE)	14	SMBALERT#
6	TRIM	15	DATA
7	GND	16	ADDR0
8	CLK	17	ADDR1
9	SEQ		


² If unused, connect directly to SIG_GND.



Packaging Details

The 12V Digital PicoDLynxII™ 20A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).



Reel Dimensions:

Outside Dimensions: 330.2 mm (13.00)
Inside Dimensions: 177.8 mm (7.00")
Tape Width: 24.00 mm (0.945")



Surface Mount Information

Pick and Place

The 20A Digital PicoDLynxII™ modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations.

The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

Only the -D version of this module can be placed at the bottom side of the customer board. No additional glue or adhesive is required to hold the module during the top side reflow process. Serial numbers with date codes starting from 19xx20xxxxxx (19 – year, 20 – week) are suitable for bottom side placement.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long - term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). For

questions regarding Land grid array (LGA) soldering, solder volume; please contact OmniOn for special manufacturing process instructions. The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 44. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 20A Digital PicoDLynxIITM modules have a MSL rating of 2A.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/ Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of $\leq 30^{\circ}$ C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}$ C, < 90% relative humidity.




Figure 44. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Table 9. Device Codes

Device Code	Input Voltage Range	Output Voltage	Output Current	On/OffLogic	Sequencing	Ordering Codes
PJT020A0X3-SRZ	4.5 – 14.4V _{dc}	0.51 – 3.63V _{dc}	20A	Negative	Yes	150047158
PJT020A0X43-SRZ	4.5 – 14.4V _{dc}	0.51 – 3.63V _{dc}	20A	Positive	Yes	150047159
PJT020A0X3-SRDZ	4.5 – 14.4V _{dc}	0.51 – 3.63V _{dc}	20A	Negative	Yes	150052350
PJT020A0X43-SRDZ	4.5 – 14.4V _{dc}	0.51 – 3.63V _{dc}	20A	Positive	Yes	150052362

⁻Z refers to RoHS compliant parts

Table 10. Coding Scheme

Package Identifier	Family	Sequencing Option	Output current	Outputvoltage	On/Off logic	Remote Sense	0	ptions	ROHS Compliance
Р	J	Т	020A0	X		3	-SR		Z
P=Pico U=Pico M=Mega G=Giga	J= DLynx II Digital K = DLynxII Analog.	T=with EZ Sequence X=without sequencing	20A	X = programmable output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	No entry = Standard D = 105°C Operating ambient, 40G operating shock as per MIL Std 810G	Z = ROHS6

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN1069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

Contact Us

For more information, call us at

1-877-546-3243 (US)

1-972-244-9288 (Int'l)



Known Exception to Functional Specifications

Random Output voltage readback error has been observed when register is continuously polled. No practical fix is available.

Example

The module output was set to 2.5V. One readback in 8 + hours of continuous readback @10ms polling came back at 2.174V. And was immediately followed by the expected value.

	Α	В	С	D	E	F	G	Н	1	J
1	Module	Add	Time	STATUS_WORD	STATUS_VOUT	STATUS_IOUT	STATUS_TEMPERATURE	READ_VOUT	READ_IOUT	READ_TEMPERATURE_2
278260	PJT014	28	31:10.2	0x0000	0x00	0x00	0x00	2.486	0.31	34
278261	PJT014	28	31:11.1	0x0000	0x00	0x00	0x00	2.484	0.31	36
278262	PJT014	28	31:11.9	0x0000	0x00	0x00	0x00	2.488	0.31	37
278263	PJT014	28	31:12.8	0x0000	0x00	0x00	0x00	2.484	0.31	36
278264	PJT014	28	31:13.6	0x0000	0x00	0x00	0x00	2.486	0.31	36
278265	PJT014	28	31:14.5	0x0000	0x00	0x00	0x00	2.484	0.31	35
278266	PJT014	28	31:15.4	0x0000	0x00	0x00	0x00	2.484	0.31	36
278267	PJT014	28	31:16.3	0x0000	0x00	0x00	0x00	2.486	0.25	35
278268	PJT014	28	31:17.2	0x0000	0x00	0x00	0x00	2.486	0.31	37
278269	PJT014	28	31:18.1	0x0000	0x00	0x00	0x00	2.484	0.31	36
278270	PJT014	28	31:19.0	0x0000	0x00	0x00	0x00	2.486	0.31	34
278271	PJT014	28	31:19.8	0x0000	0x00	0x00	0x00	2.484	0.31	36
278272	PJT014	28	31:20.7	0x0000	0x00	0x00	0x00	2.486	0.31	35
278273	PJT014	28	31:21.6	0x0000	0x00	0x00	0x00	2.486	0.31	36
278274	PJT014	28	31:22.5	0x0000	0x00	0x00	0x00	2.174	0.31	36
278275	PJT014	28	31:23.4	0x0000	0x00	0x00	0x00	2.484	0.31	35
278276	PJT014	28	31:24.2	0x0000	0x00	0x00	0x00	2.484	0.31	36
278277	PJT014	28	31:25.1	0x0000	0x00	0x00	0x00	2.486	0.31	35
278278	PJT014	28	31:26.0	0x0000	0x00	0x00	0x00	2.486	0.31	36
278279	PJT014	28	31:26.8	0x0000	0x00	0x00	0x00	2.484	0.31	35
278280	PJT014	28	31:27.7	0x0000	0x00	0x00	0x00	2.486	0.31	36
278281	PJT014	28	31:28.6	0x0000	0x00	0x00	0x00	2.484	0.31	36
278282	PJT014	28	31:29.5	0x0000	0x00	0x00	0x00	2.486	0.31	34
278283	PJT014	28	31:30.4	0x0000	0x00	0x00	0x00	2.486	0.31	34
278284	PJT014	28	31:31.3	0x0000	0x00	0x00	0x00	2.484	0.31	35
278285	PJT014	28	31:32.2	0x0000	0x00	0x00	0x00	2.482	0.31	35
279296	PIT01/	28	२1∙२२ 1	0^0000	0.00	U^UU	0.00	2 181	በ 31	36

This issue will not impact device performance or output voltage. It only affects the reporting. Customers should ignore the errant value in their readback system.



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
1.18	03/11/2022	Updated as per template, ROHS
1.19	12/04/2023	Updated as per OmniOn template
1.20	04/12/2024	Miscellaneous corrections
1.21	01/29/2025	Added ERRATA (p. 39)



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2024 OmniOn Power Inc. All rights reserved.